Introduction
The System on Chip (SoC) consists of a heterogeneous components and functional units that orients towards the specific application domains. The integration of large number of IP cores on a single chip interpolates to the implementation of complex applications. As more and more components are added into an on-chip system, communication issues become more complicated and obstructed. For this issue, Network-on-chip (NoC) [1] is intended to solve the On-Chip communication problems.
Traditional system level design aims at designing reliable single function systems or distributed embedded systems. However, the design complexity exponentially arises as the number of functions on one chip intensifies. Traditional approach is not desirable for such systems. As the number of components on single chip and their performance continue to increase, a shift from computation based to communication based design is becomes mandatory. As a result, the communication architecture plays a major role in the area, performance and energy consumption of overall system.
There are two types of on-chip communication schemes have been considered, namely point-top point (P2P) and bus based communication architectures, P2P communication architectures can provide the utmost in communication performance at the expense of dedicated channels among all the communicating IP pairs. However these architectures suffer from lack of measurability in terms of high complexity, cost and design effort. On the other hand, bus based architectures can connect a few tens of IP cores in a cost-efficient manner by reducing the design complexity and eliminates the dedicated wires required by P2P communication architectures. However, bus-based architectures still fail to satisfy the requirements of future applications mainly due to lack of scalability both in terms of energy and performance.
In contrast to these methods, the Network-on-Chip approach emerged as a promising solution to on chip communication problems. In order to eliminate variance of data transfer latency and complexity incurred by routing issues in a P2P connected NoC [1] , an On-Chip network which applies a code division multiple access (CDMA) technique is introduced in this paper. As one of the spreadspectrum techniques, CDMA technique has been widely used in wireless communication systems because it has great bandwidth efficiency and multiple access capability .CDMA technique applies a set of orthogonal codes to encode the data from different users before transmission in shared communication media. Therefore it permits multiple users to use the communication media concurrently by separating data from different users [2] .
CDMA NoC is helpful for providing a guaranteed communication service for on-chip system. SOPC Builder system is used to connect the NIOS processor and CDMA Custom components. Custom components are created by using component editor available in the SOPC Builder [8] . SOPC Builder is a system development tool it enables to define and generate a complete system on programmable chip in less time than traditional and manual integration methods. SOPC is available in ALTERA"s QUARTUS II software [7] .
Rest of the paper is organized as follows. Section.2 describes about the CDMA Mechanism. Section.3 is about the design solution and related work. Section.4 explains the custom component design in SOPC. Section.5 is about experimental results and Section.6 is the conclusion.
CDMA Technology
CDMA technology is based on the principle of orthogonality, when a multiple code words are added they do not interfere entirely with each other at every point of time and can be detached without loss of information. Spread code words are comprises of a series of bits which is produced by linear feedback shift register (LFSR).This Code sequences repeats only at every (2 N -1) clock cycles, Where N is the number of bits in the shift register. Master encodes the data bits with the specific (2 N -1) code bits unique to particular slave. The encoded bits from different master sources can be summed together using parallel counter. These results will ranges from 0 to (2 N -1) and are channelized.
CDMA has been widely used for wireless communications. The summed mixture goes through an up-conversion process [3] which translates the frequency to higher band. But for digital bus interconnects, there is no need for up-conversion or down-conversion. However the summation precludes the results to be purely binary.
The CDMA Binary Bus
The Binary CDMA Bus bits are represented as 0 or 1 after the modulation with spreading code and summation. The summations that are less than 0 are ignored [3] .The summer calculate the number chips that are greater than 0 and channelizes the binary equivalent. For 8 processors, only summations from 0 to 8 or 4 equivalent information bits are needed. At the receiver side the original summation from 0 to 8 is reconstructed for the transmitted value P (summed value), the orthogonal summation is (2P-8). 
CDMA Code words
Since the code length is the bandwidth multiplying factor and the number of available codes is the bandwidth dividing factor, it is desirable to have the code word in large number for small number of chips. CDMA transmitter is described in the following Fig.2 .Where D represents the data bit and S represents the spread code sequence. To give great orthogonality, taps for the LFSR is taken at 1,2,3,7 registers in an 8-bit shift register and the XOR of these taps are given as the input for the first register. Output of LFSR is taken parallelly at each register, which will look like SIPO shift register. 
Related Work
To send the n-bits of data through the shared bus architecture requires n-bits of lines. But, the CDMA technology reduces the no.of lines required lines for sending n-bits through the shared bus. Let us consider the length of the code word is S and then unencoded buses are of n-bits width then the CDMA coded equivalent buses will be reduced to P=n/s [log 2 S + 1].For 8-bit spreading code a bus reduction is 50%. Table. 1 shows the average bus reduction using the CDMA. Fig.2 . First batch encoding method as an example is shown in Fig.1 . After completing 8 clock cycles the encoded data for individual batch is added arithmetically. Maximum Sum of all encoded data will be 8 or 4 equivalent information bits.
Further the binary representation of integer value from all batches are serialized and then transmitted through the Channel/Bus. CDMA Encoding scheme uses the principle as shown in the Eq. (1). Where "SC" is spreading code, "D" is the data bit, and "C" is the output. "P" is the summation integer value of encoded data, which is transmitted through Channel/Bus.
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In the case of decoding, for first 8 clock cycles, all the encoded data will be received and decoded as per the formula discussed in Eq.(2). The timing diagrams for encoding and decoding are as shown in the Fig.3 and Fig.4 respectively. 
Custom Component Design
The SOPC (System on Programmable Chip) is a powerful tool to create a custom logic design components using component editor. The signals used in the design of master and slave ports for CDMA components of encoding and decoding are shown in Fig.5 (a) and (b). Signals like "read", "address", "write" are from slave port to master port and given directly. But, "writedata" in the master wrapper is given to Encoding block and in slave wrapper this signal is given to Decoding block. Similarly "readdata" and "waitrequest" are from master to slave port. But, "readdata" in master wrapper is given to Decoding block and in slave wrapper, this signal given to Encoding block.
Experimental Results
Increasing demand for high-speed on-chip interconnects requires faster links that consumes less power. An on-chip interconnect based on CDMA technique of relatively low complexity, low power and high bandwidth is proposed here and its performance related to design of CDMA are evaluated. The CDMA technique was described in RTL Level using VHDL. For Analysis & Synthesis QUARTUS 10.0v [7] was used and for simulation MODELSIM 10.0c was used. The simulation results for the CDMA Encoding and Decoding is shown in the Fig.6 and Fig.7 respectively.
Resource utilization results of encoding and decoding scheme using CDMA methodology are displayed in Fig.8 and Fig.9 . Resources like LEs or ALUTs usage are displayed in graph according to the FPGA device family. X-axis represents Device family.These are CYCLONEIII, CYCLONE IV GX, STRATIX II GX and STRATIX III and Y-axis represents Logic elements or ALUTs values. Fig.9 clearly shows the comparison of logic elements utilized with the logic elements available in the FPGA device family. By observing the above results, analysis and synthesis of CDMA encoding using CYCLONE III family uses 677 logic elements and CDMA decoding uses 499LEs out of 15408LEs available which is 4% and 3% respectively. CYCLONE IV GX family uses 638LEs and 497LEs out of 21280 available which is 3% and 2% for encoding and decoding respectively. Similarly for Stratix II GX family uses 410 and 352 combinational ALUTs out of 27104 available. This is 2% and 1% respectively. Stratix III family uses 407 and 341 combinational ALUTs which represents <1% of usage of ALUTs available.
Conclusion
In this paper, CDMA encoding and decoding methodologies for the data from the ALTERA"s NIOS II [8] processor has been described for SOPC to decrease the no.of lines required to transfer data into the Channel/Bus. This encoding scheme is only applicable to address and the data buses and not for the control lines. Decoding scheme will retrieve the entire data without any loss of information sent from master side. Similarly, designing of custom components or custom IP Core using component editor available in SOPC has been discussed. Simulation results of CDMA ENCODING and DECODING and Resource utilization results of CDMA for different ALTERAs FPGA families are discussed and compared with available resources.
